

# CONTENTS IN DETAIL

## ACKNOWLEDGMENTS xvii

## INTRODUCTION xix

Who Is This Book For? . . . . .	xx
What This Book Isn't. . . . .	xxi
What's in the Book? . . . . .	xxi
What You'll Need . . . . .	xxii
Online Resources . . . . .	xxiii

## 1 **MEET THE FPGA** 1

A Brief History of FPGAs . . . . .	2
Popular FPGA Applications . . . . .	4
Comparing Common Digital Logic Components . . . . .	4
FPGAs vs. Microcontrollers. . . . .	5
FPGAs vs. ASICs. . . . .	7
FPGAs vs. Microcontrollers vs. ASICs. . . . .	8
Verilog and VHDL . . . . .	9
Summary . . . . .	12

## 2 **SETTING UP YOUR HARDWARE AND TOOLS** 13

Choosing an FPGA Development Board . . . . .	14
Requirements for the Book . . . . .	15
Setting Up Your Development Environment . . . . .	16
iCEcube2. . . . .	16
Diamond Programmer . . . . .	18
<b>Project #1: Wiring Switches to LEDs</b> . . . . .	<b>19</b>
Writing the Code . . . . .	20
Creating a New iCEcube2 Project. . . . .	22
Adding Pin Constraints . . . . .	24
Running the Build . . . . .	25
Connecting Your Development Board. . . . .	25
Programming the FPGA . . . . .	26
Summary . . . . .	28

## 3 **BOOLEAN ALGEBRA AND THE LOOK-UP TABLE** 31

Logic Gates and Their Truth Tables . . . . .	32
AND Gates . . . . .	32
OR Gates. . . . .	33
NOT Gates . . . . .	34
XOR Gates. . . . .	35
NAND Gates . . . . .	35
Other Gates . . . . .	36

Combining Gates with Boolean Algebra . . . . .	36
The Look-Up Table . . . . .	38
<b>Project #2: Lighting an LED with Logic Gates . . . . .</b>	<b>40</b>
Writing the Code . . . . .	41
Building and Programming the FPGA. . . . .	42
Summary . . . . .	43

## **4 STORING STATE WITH THE FLIP-FLOP 45**

How a Flip-Flop Works . . . . .	46
The Clock Signal. . . . .	47
A Flip-Flop in Action . . . . .	48
A Chain of Flip-Flops . . . . .	49
<b>Project #3: Blinking an LED . . . . .</b>	<b>51</b>
Writing the Code . . . . .	52
Adding Constraints . . . . .	54
Building and Programming the FPGA. . . . .	55
Combinational Logic vs. Sequential Logic . . . . .	57
The Dangers of Latches. . . . .	59
Resetting a Flip-Flop . . . . .	61
Look-Up Tables and Flip-Flops on a Real FPGA. . . . .	63
Summary . . . . .	64

## **5 TESTING YOUR CODE WITH SIMULATION 67**

Why Simulation Matters . . . . .	68
FPGA Simulation Tools . . . . .	69
The Testbench . . . . .	70
Writing a Testbench. . . . .	71
Running a Testbench and Viewing Waveforms . . . . .	74
<b>Project #4: Debouncing a Switch . . . . .</b>	<b>75</b>
Measuring Time on an FPGA . . . . .	76
Writing the Code . . . . .	77
Creating the Testbench and Simulation. . . . .	81
Building and Programming the FPGA. . . . .	83
Self-Checking Testbenches . . . . .	84
Initial Signal Conditions . . . . .	86
On-FPGA Debugging . . . . .	87
Verification . . . . .	88
Summary . . . . .	89

## **6 COMMON FPGA MODULES 91**

Multiplexers and Demultiplexers . . . . .	92
Implementing a Multiplexer . . . . .	92
Implementing a Demultiplexer. . . . .	94
The Shift Register . . . . .	95
Delaying Data . . . . .	96
Converting Between Serial and Parallel Data . . . . .	97
Creating a Linear Feedback Shift Register . . . . .	99

<b>Project #5: Selectively Blinking an LED</b> . . . . .	<b>101</b>
Writing the Code . . . . .	104
Trying Another Way . . . . .	107
Comparing the Two Approaches . . . . .	110
Random Access Memory . . . . .	111
A RAM Implementation . . . . .	113
RAM on an FPGA . . . . .	115
FIFO: First In, First Out . . . . .	116
Input and Output Signals . . . . .	117
A FIFO Implementation . . . . .	119
Summary . . . . .	122

**7**  
**SYNTHESIS, PLACE AND ROUTE, AND CROSSING**  
**CLOCK DOMAINS** **123**

Synthesis . . . . .	124
Notes, Warnings, and Errors . . . . .	124
Non-synthesizable Code . . . . .	127
Place and Route . . . . .	131
Constraints . . . . .	131
Timing Errors . . . . .	131
Crossing Clock Domains . . . . .	141
Crossing from Slower to Faster . . . . .	142
Crossing from Faster to Slower . . . . .	143
Using a FIFO . . . . .	144
Addressing Timing Errors . . . . .	145
Summary . . . . .	146

**8**  
**THE STATE MACHINE** **147**

States, Transitions, and Events . . . . .	148
Implementing a State Machine . . . . .	149
Using Two always or process Blocks . . . . .	149
Using One always or process Block . . . . .	153
Testing the Design . . . . .	155
State Machine Best Practices . . . . .	157
<b>Project #6: Creating a Memory Game</b> . . . . .	<b>158</b>
Planning the State Machine . . . . .	159
Organizing the Design . . . . .	160
Using the Seven-Segment Display . . . . .	161
Coding the Top-Level Module . . . . .	165
Coding the State Machine . . . . .	169
Testing the Memory Game . . . . .	182
Adding the Pin Constraints . . . . .	183
Building and Programming the FPGA . . . . .	183
Summary . . . . .	184

<b>9</b>	<b>USEFUL FPGA PRIMITIVES</b>	<b>185</b>
How to Create Primitives . . . . .		186
Instantiation . . . . .		186
The GUI Approach . . . . .		190
The Block RAM . . . . .		191
Features and Limitations . . . . .		192
Creation . . . . .		193
The Digital Signal Processing Block . . . . .		194
Analog vs. Digital Signals . . . . .		194
Common DSP Tasks . . . . .		196
Features . . . . .		197
Creation . . . . .		198
The Phase-Locked Loop . . . . .		199
How It Works . . . . .		200
Creation . . . . .		202
Summary . . . . .		204

<b>10</b>	<b>NUMBERS AND MATH</b>	<b>205</b>
Numerical Data Types . . . . .		206
Representing Signed vs. Unsigned Values . . . . .		206
Taking the Two's Complement . . . . .		207
Sizing Signals Appropriately . . . . .		208
Converting Between Types in VHDL . . . . .		210
Performing Mathematical Operations . . . . .		211
Addition . . . . .		215
Subtraction . . . . .		219
Multiplication . . . . .		221
Multiplication by Powers of 2 . . . . .		224
Division . . . . .		225
How FPGAs Implement Math Operations . . . . .		228
Working with Decimals . . . . .		230
Adding and Subtracting with Fixed Point . . . . .		232
Multiplying with Fixed Point . . . . .		234
Summary . . . . .		236

<b>11</b>	<b>GETTING DATA IN AND OUT WITH I/O AND SERDES</b>	<b>237</b>
Working with GPIO Pins . . . . .		238
I/O Buffers . . . . .		238
Electrical Characteristics . . . . .		241
Faster Data Transmission with Double Data Rate . . . . .		245
SerDes . . . . .		247
Parallel vs. Serial Communication . . . . .		248
Self-Clocking Signals . . . . .		250
How SerDes Works . . . . .		252
Summary . . . . .		254

<b>A</b>	
<b>FPGA DEVELOPMENT BOARDS</b>	<b>255</b>
The Nandland Go Board . . . . .	256
The Lattice iCEstick . . . . .	256
The Alchitry Cu . . . . .	257
Switching Between Boards . . . . .	257
<b>B</b>	
<b>TIPS FOR A CAREER IN FPGA ENGINEERING</b>	<b>259</b>
The Resume . . . . .	260
The Interview . . . . .	265
The Job Offer and Negotiation . . . . .	267
Summary . . . . .	267
<b>GLOSSARY</b>	<b>269</b>
<b>INDEX</b>	<b>277</b>